module top_module( input [2:0] vec, output [2:0] outy, output out0, output out1, output out2 );

assign outy = vec;
assign out0 = vec[0];
assign out1 = vec[1];
assign out2 = vec[2];

endmodule