Another vendor/chip family: For TI's MSPM0 family, the Technical Reference Manual states in Sect. 1 Architecture, 1.2 Bus Organization: "All arbitration between the CPU and DMA is done on a round-robin basis."