After many attempts, I realized the problem. The problem is with the following line...

RCC->CFGR |= (1<<1); // System clock Switch >> PLL selected as system clock

This line should be modified as follows

 RCC->CFGR |= 0x1; // System clock Switch >> HSE selected as system clock