The underlying primitive requires synchronous access, so you'll need to change both of those operations to be synchronous. I.e. writes need to happen on the primary clock and reads require a clock of pipeline delay.