@Morgan Can a register be assigned to a value with just = instad of '<='?? I am currently learning Verilog so I am a bit confused. OP please tag him so he can answer