False sharing is a scenario in which different address locations in the same cache line is accessed by multiple cores. This can cause performance degradation due to the cache line being marked as invalid and the cores required to load the data from main memory, even without a real necessity to do so. You can read more about it here: https://vayavyalabs.com/blogs/cache-coherence-in-risc-v/