79838553

Date: 2025-12-05 05:26:34
Score: 1
Natty:
Report link

Verilog (IEEE 1364 2005 is the latest and final Verilog specification) does not support unpacked arrays. Unpacked arrays become legal in SystemVerilog (IEEE 1800) concept.

Reasons:
  • Low length (1):
  • No code block (0.5):
  • Single line (0.5):
  • High reputation (-1):
Posted by: Mikef